Fr. 159.00

Interconnection Noise in VLSI Circuits

Anglais · Livre de poche

Expédition généralement dans un délai de 6 à 7 semaines

Description

En savoir plus

Interconnection Noise in VLSI Circuits addresses two main problems with interconnections at the chip and package level: crosstalk and simultaneous switching noise. It is intended to provide the notions required for understanding the problem of modeling starting from physical arguments, so that it is possible to select an appropriate interconnection model that is both simple and accurate for the type of problems arising. Later, simple models of crosstalk and switching noise are used to give an intuitive understanding of these problems. Finally, some verification and test issues related to interconnection noise are discussed. Throughout the book, the examples used to illustrate the discussion are based on digital CMOS circuits, but the general treatment of the problems is made from a fundamental point of view, so that the discussion can be applied to different technologies. The book should be of interest to chip designers, especially for digital designers dealing with interconnect problems who want a deeper explanation of these phenomena. In this sense, the book's orientation is towards giving general information rather than being a compilation of practical cases. Each chapter contains a list of references for the topics dealt with, both recent and classic ones.

Table des matières

Microelectronic Interconnections.- Interconnect Modeling in Circuit Simulation.- Crosstalk Effects in Digital Circuits.- Packaging Interconnects.- Techniques for Avoiding Interconnection Noise.- Noise Detection and Testing in Logic Circuits.

Résumé

Interconnection Noise in VLSI Circuits addresses two main problems with interconnections at the chip and package level: crosstalk and simultaneous switching noise. It is intended to provide the notions required for understanding the problem of modeling starting from physical arguments, so that it is possible to select an appropriate interconnection model that is both simple and accurate for the type of problems arising. Later, simple models of crosstalk and switching noise are used to give an intuitive understanding of these problems. Finally, some verification and test issues related to interconnection noise are discussed. Throughout the book, the examples used to illustrate the discussion are based on digital CMOS circuits, but the general treatment of the problems is made from a fundamental point of view, so that the discussion can be applied to different technologies. The book should be of interest to chip designers, especially for digital designers dealing with interconnect problems who want a deeper explanation of these phenomena. In this sense, the book's orientation is towards giving general information rather than being a compilation of practical cases. Each chapter contains a list of references for the topics dealt with, both recent and classic ones.

Détails du produit

Auteurs Frances Moll, Francesc Moll, Miquel Roca
Edition Springer, Berlin
 
Langues Anglais
Format d'édition Livre de poche
Sortie 21.10.2010
 
EAN 9781441954275
ISBN 978-1-4419-5427-5
Pages 195
Dimensions 170 mm x 244 mm x 11 mm
Illustrations XXI, 195 p. 47 illus.
Catégories Sciences naturelles, médecine, informatique, technique > Technique > Electronique, électrotechnique, technique de l'information

C, Kybernetik und Systemtheorie, engineering, Verification, Electrical Engineering, Electrical and Electronic Engineering, Transmission, Systems Theory, Control, System Theory, Cybernetics and systems theory, Control theory

Commentaires des clients

Aucune analyse n'a été rédigée sur cet article pour le moment. Sois le premier à donner ton avis et aide les autres utilisateurs à prendre leur décision d'achat.

Écris un commentaire

Super ou nul ? Donne ton propre avis.

Pour les messages à CeDe.ch, veuillez utiliser le formulaire de contact.

Il faut impérativement remplir les champs de saisie marqués d'une *.

En soumettant ce formulaire, tu acceptes notre déclaration de protection des données.