Fr. 159.00

Interconnection Noise in VLSI Circuits

Anglais · Livre Relié

Expédition généralement dans un délai de 6 à 7 semaines

Description

En savoir plus

This book addresses two main problems with interconnections at the chip and package level: crosstalk and simultaneous switching noise. Its orientation is towards giving general information rather than a compilation of practical cases. Each chapter contains a list of references for the topics.

Table des matières

-List of Figures. List of Tables.
-Preface. Acknowledgements.
-1: Microelectronic Interconnections. 1. Signal transmission on interconnects. 2. On-chip interconnections. 3. Package level interconnections.
-2: Interconnect Modeling. 1. Physical foundations for circuit models of interconnections. 2. Lossless transmission line model. 3. Loss transmission line model. 4. Optimum line model selection.
-3: Crosstalk Effects in Digital Circuits. 1. Spurious signals. 2. Crosstalk induced delay. 3. Energy dissipation due to crosstalk. 4. Crosstalk effects in logic VLSI circuits.
-4: Packaging Interconnects. 1. Packaging structure. 2. Lumped electrical parameter modeling of packages. 3. Circuit modeling from measurement. 4. Power distribution modeling from EM simulation. 5. Simulations of package effects.
-5: Techniques for Avoiding Interconnection Noise. 1. The noise detection problem. 2. Brief introduction to the testing of logic circuits. 3. Crosstalk-induced spurious signal detection. 4. Other test techniques.

Résumé

Interconnection Noise in VLSI Circuits addresses two main problems with interconnections at the chip and package level: crosstalk and simultaneous switching noise. It is intended to provide the notions required for understanding the problem of modeling starting from physical arguments, so that it is possible to select an appropriate interconnection model that is both simple and accurate for the type of problems arising. Later, simple models of crosstalk and switching noise are used to give an intuitive understanding of these problems. Finally, some verification and test issues related to interconnection noise are discussed. Throughout the book, the examples used to illustrate the discussion are based on digital CMOS circuits, but the general treatment of the problems is made from a fundamental point of view, so that the discussion can be applied to different technologies. The book should be of interest to chip designers, especially for digital designers dealing with interconnect problems who want a deeper explanation of these phenomena. In this sense, the book's orientation is towards giving general information rather than being a compilation of practical cases. Each chapter contains a list of references for the topics dealt with, both recent and classic ones.

Commentaires des clients

Aucune analyse n'a été rédigée sur cet article pour le moment. Sois le premier à donner ton avis et aide les autres utilisateurs à prendre leur décision d'achat.

Écris un commentaire

Super ou nul ? Donne ton propre avis.

Pour les messages à CeDe.ch, veuillez utiliser le formulaire de contact.

Il faut impérativement remplir les champs de saisie marqués d'une *.

En soumettant ce formulaire, tu acceptes notre déclaration de protection des données.