Fr. 188.00

Creating Assertion-Based IP

Englisch · Fester Einband

Versand in der Regel in 2 bis 3 Wochen (Titel wird auf Bestellung gedruckt)

Beschreibung

Mehr lesen

Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action. The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which easily integrates with the user's existing verification environment, in other words the testbench infrastructure.

The guiding principles promoted in this book when creating an assertion-based IP monitor are:


  • modularity-assertion-based IP should have a clear separation between detection and action

  • clarity-assertion-based IP should be written initially focusing on capturing intent (versus optimizations)


A unique feature of this book is the fully worked out, detailed examples. The concepts presented in the book are drawn from the authors' experience developing assertion-based IP, as well as general assertion-based techniques. Creating Assertion-Based IP is an important resource for design and verification engineers.
From the Foreword:

Creating Assertion-Based IP "...reduces to process the creation of one of the most valuable kinds of VIP: assertion-based VIP...This book will serve as a valuable reference for years to come."

Andrew Piziali, Sr. Design Verification Engineer
Co-Author, ESL Design and Verification: A Prescription for Electronic System Level Methodology
Author, Functional Verification Coverage Measurement and Analysis

Inhaltsverzeichnis

Foreword.- Preface.- Introduction.- Definitions and Terminology.- The Process.- Bus-Based Design Example.- Interfaces.- Arbiters.- Controllers.- Datapath Units.

Zusammenfassung

Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action. The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which easily integrates with the user’s existing verification environment, in other words the testbench infrastructure.

The guiding principles promoted in this book when creating an assertion-based IP monitor are:

modularity—assertion-based IP should have a clear separation between detection and action
clarity—assertion-based IP should be written initially focusing on capturing intent (versus optimizations)

A unique feature of this book is the fully worked out, detailed examples. The concepts presented in the book are drawn from the authors’ experience developing assertion-based IP, as well as general assertion-based techniques. Creating Assertion-Based IP is an important resource for design and verification engineers.
From the Foreword:

Creating Assertion-Based IP "…reduces to process the creation of one of the most valuable kinds of VIP: assertion-based VIP…This book will serve as a valuable reference for years to come."Andrew Piziali, Sr. Design Verification EngineerCo-Author, ESL Design and Verification: A Prescription for Electronic System Level MethodologyAuthor, Functional Verification Coverage Measurement and Analysis

Produktdetails

Autoren Harry Foster, Harry D Foster, Harry D. Foster, Adam C Krolnik, Adam C. Krolnik
Verlag Springer, Berlin
 
Sprache Englisch
Produktform Fester Einband
Erschienen 10.12.2007
 
EAN 9780387366418
ISBN 978-0-387-36641-8
Seiten 318
Abmessung 155 mm x 21 mm x 235 mm
Gewicht 613 g
Illustration XVIII, 318 p.
Serien Series on Integrated Circuits and Systems
Integrated Circuits and Systems
Series on Integrated Circuits and Systems
Integrated Circuits and Systems
Thema Naturwissenschaften, Medizin, Informatik, Technik > Technik > Elektronik, Elektrotechnik, Nachrichtentechnik

Kundenrezensionen

Zu diesem Artikel wurden noch keine Rezensionen verfasst. Schreibe die erste Bewertung und sei anderen Benutzern bei der Kaufentscheidung behilflich.

Schreibe eine Rezension

Top oder Flop? Schreibe deine eigene Rezension.

Für Mitteilungen an CeDe.ch kannst du das Kontaktformular benutzen.

Die mit * markierten Eingabefelder müssen zwingend ausgefüllt werden.

Mit dem Absenden dieses Formulars erklärst du dich mit unseren Datenschutzbestimmungen einverstanden.