Fr. 189.00

Routing Algorithms in Networks-on-Chip

Englisch · Taschenbuch

Versand in der Regel in 6 bis 7 Wochen

Beschreibung

Mehr lesen

This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation. Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.

Inhaltsverzeichnis

Part I Performance Improvement.- Basic Concepts on On-Chip Networks.- A Heuristic Framework for Designing and Exploring Deterministic Routing Algorithm for NoCs.- Run-Time Deadlock Detection.- The Abacus Turn Model.- Learning-based Routing Algorithms for on-Chip Networks.- Part II Multicast Communication.- Efficient and Deadlock-Free Tree-based Multicast Routing Method for Network-on-Chip.- Path-based Multicast Routing for 2D and 3D Mesh Networks.- Part III Fault Tolerance and Reliability.- Fault-Tolerant Routing Algorithms in Networks-on-Chip.- Reliable and Adaptive Algorithms for 2D and 3D Networks-on-Chip.

Zusammenfassung

This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation.  Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.

Produktdetails

Mitarbeit Daneshtalab (Herausgeber), Daneshtalab (Herausgeber), Masoud Daneshtalab (Herausgeber), Maurizi Palesi (Herausgeber), Maurizio Palesi (Herausgeber)
Verlag Springer, Berlin
 
Sprache Englisch
Produktform Taschenbuch
Erschienen 01.01.2016
 
EAN 9781493955114
ISBN 978-1-4939-5511-4
Seiten 410
Abmessung 158 mm x 238 mm x 18 mm
Gewicht 716 g
Illustration XIV, 410 p. 219 illus., 97 illus. in color.
Themen Naturwissenschaften, Medizin, Informatik, Technik > Technik > Elektronik, Elektrotechnik, Nachrichtentechnik

Elektronik, B, Rechnerarchitektur und Logik-Entwurf, Microprocessors, engineering, Circuits and Systems, Electronics, Microelectronics, Electronics and Microelectronics, Instrumentation, Electronics engineering, Electronic circuits, Electronic Circuits and Systems, Computer architecture & logic design, Processor Architectures

Kundenrezensionen

Zu diesem Artikel wurden noch keine Rezensionen verfasst. Schreibe die erste Bewertung und sei anderen Benutzern bei der Kaufentscheidung behilflich.

Schreibe eine Rezension

Top oder Flop? Schreibe deine eigene Rezension.

Für Mitteilungen an CeDe.ch kannst du das Kontaktformular benutzen.

Die mit * markierten Eingabefelder müssen zwingend ausgefüllt werden.

Mit dem Absenden dieses Formulars erklärst du dich mit unseren Datenschutzbestimmungen einverstanden.