Fr. 266.00

Low-Power Noc for High-Performance Soc Design

English · Hardback

Shipping usually within 3 to 5 weeks

Description

Read more

Informationen zum Autor Hoi-Jun Yoo, Kangmin Lee, Jun Kyong Kim Designers are always challenged to interface various blocks within a system of chips to meet performance objectives while avoiding bottlenecks as more CPU and DSP cores are added. The efficient networking of various blocks is an on-going issue that is addressed by the authors of this practical work. Focusing on the real chip implementation of SoC by using NoC, they explore the latest techniques and compare industry-available solutions from both a technical and business perspective. While other works on this subject discuss theory, this volume shows readers how to design advanced ICs. It also teaches a new trend in IC design technology. Zusammenfassung Offers knowledge and examples of how to use NoC in the design of SoC. This resource explains how to optimize communication through NoC. It presents concepts, such as models of computation and communication - computation partitioning, in a manner accessible to laypeople. Inhaltsverzeichnis Preface. NoC and System-Level Design. System Design with Model of Computation. Hardware/Software Codesign. Computation–Communication Partitioning. NoC-Based SoC. NoC Topology and Protocol Design. Low Power Design for NoC. Real Chip Implementation. Appendix. Index.

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.