Fr. 150.00

Logic-Timing Simulation and the Degradation Delay Model

English · Hardback

Shipping usually within 3 to 5 weeks

Description

Read more

Klappentext This book provides the reader with an extensive background in the field of logic-timing simulation and delay modeling. It includes detailed information on the challenges of logic-timing simulation, applications, advantages and drawbacks. The capabilities of logic-timing are explored using the latest research results that are brought together from previously disseminated materials. An important part of the book is devoted to the description of the ?Degradation Delay Model?, developed by the authors, showing how the inclusion of dynamic effects in the modeling of delays greatly improves the application cases and accuracy of logic-timing simulation. These ideas are supported by simulation results extracted from a wide range of practical applications. Zusammenfassung Provides the reader with a background in the field of logic-timing simulation and delay modeling. This book includes detailed information on the challenges of logic-timing simulation! applications! advantages and drawbacks. It also explores the capabilities of logic-timing using research results. Inhaltsverzeichnis # Fundamentals of Timing Simulation # Delay Models: Evolution and Trends # Degradation and Inertial Effects # CMOS Inverter Degradation Delay Model # Gate-Level DDM # Logic Level Simulator Design and Implementation # DDM Simulation Results # Accurate Measurement of the Switching Activity

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.