Fr. 320.00

Electronic Design Automation for Ic System Design, Verification, and - Testin

English · Hardback

Shipping usually within 1 to 3 weeks (not available at short notice)

Description

Read more

Zusatztext Praise for the Electronic Design Automation for Integrated Circuits Handbook! Second Edition - Two-Volume Set"? contains the most up-to-date nuts and bolts of the front-end and back-end design automations. ? covers every single EDA aspect imaginable in vivid detail. ? This book will be very useful for master's and PhD students who are doing their theses in IC design. ? This is by far the most comprehensive book on EDA in the market. Every IC design company should purchase this book as a reference for their engineers."-Faisal Mohd-Yasin! Griffith University! Queensland! Australia"? comprehensive coverage of all aspects of algorithms and EDA tools for modern VLSI design! starting from system design to GDSII tape out! including testing. ... Practicing engineers and graduate and undergraduate students will find these two volumes to be sources of extensive knowledge. ? This book is well written with in-depth explanation of basic concepts as well as advanced topics."-Dr. Soumya Pandit! Institute of Radio Physics and Electronics! University of Calcutta! India Informationen zum Autor Luciano Lavagno, Igor L. Markov, Grant Martin, Louis K. Scheffer Klappentext Revised edition of: EDA for IC system design! verification! and testing. 2006. Zusammenfassung Revised edition of: EDA for IC system design! verification! and testing. 2006. Inhaltsverzeichnis INTRODUCTIONOverviewLuciano Lavagno! Grant E. Martin! Louis K. Scheffer! and Igor L. MarkovIntegrated Circuit Design Process and Electronic Design AutomationRobert Damiano! Raul Camposano! and Grant E. MartinTools and Methodologies for System-Level DesignShuvra Bhattacharyya and Marilyn WolfSystem-Level Specification and Modeling LanguagesStephen A. Edwards and Joseph T. BuckSoC Block-Based Design and IP AssemblyYaron KashaiPerformance Evaluation Methods for Multiprocessor System-on-Chip DesignAhmed Jerraya and Iuliana BacivarovSystem-Level Power ManagementNaehyuck Chang! Enrico Macii! Massimo Poncino! and Vivek TiwariProcessor Modeling and Design ToolsAnupam Chattopadhyay! Nikil Dutt! Rainer Leupers! and Prabhat MishraModels and Tools for Complex Embedded Software and SystemsMarco Di NataleSYSTEM-LEVEL DESIGNUsing Performance Metrics to Select Microprocessor Cores for IC DesignsSteve LeibsonHigh-Level SynthesisFelice Balarin! Alex Kondratyev! and Yosinori WatanabeMICROARCHITECTURE DESIGNBack-Annotating System-Level ModelsMiltos D. Grammatikakis! Antonis Papagrigoriou! Polydoros Petrakis! and Marcello CoppolaMicroarchitectural and System-Level Power Estimation and OptimizationEnrico Macii! Renu Mehra! Massimo Poncino! and Robert P. DickDesign PlanningRalph H.J.M. OttenDesign and Verification LanguagesStephen A. EdwardsDigital SimulationJohn SanguinettiLeveraging Transaction-Level Models in an SoC Design FlowLaurent Maillet-Contoz! Jérôme Cornet! Alain Clouard! Eric Paire! Antoine Perrin! and Jean-Philippe StrassenLOGIC VERIFICATIONAssertion-Based VerificationHarry Foster and Erich MarschnerHardware-Assisted Verification and Software DevelopmentFrank Schirrmeister! Mike Bershteyn! and Ray TurnerFormal Property VerificationLimor Fix! Ken McMillan! Norris Ip! and Leopold HallerTESTDesign-for-TestBernd Koenemann and Brion KellerAutomatic Test Pattern GenerationKwang-Ting (Tim) Cheng! Li-C. Wang! Huawei Li! and James Chien-Mo LiAnalog and Mixed-Signal TestHaralampos-G. Stratigopoulos and Bozena Kaminska ...

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.