Read more
Zusatztext "This is a comprehensive handbook intended for introductory courses on fundamentals of logic and circuit design . . . The layout of the book is arranged very attractively . . . I was very positively impressed by this book. It may be strongly recommended for academic courses in digital design." - Antoni Michalski! in Zentralblatt Math! 2009 Informationen zum Autor Svetlana N. Yanushkevich, Vlad P. Shmerko Klappentext With an abundance of insightful examples, problems, and computer experiments, this introduction provides a balanced, easy-to-read treatment of the fundamental theory of logic functions and applications in the design of digital devices and systems. It presents the most popular contemporary logic network design techniques based on decision diagrams-an element not found in most standard texts. Focusing on the manipulation of various data structures, the book covers both traditional and advanced topics of logic design, including decision trees and diagrams, and highlights recent key trends, such as nanoelectronics, in the theory and practice of logic network design. Zusammenfassung Featuring examples, problems, and computer experiments, this title provides a treatment of the fundamental theory of logic functions and applications in the design of digital devices and systems. It presents the contemporary logic network design techniques based on decision diagrams. It covers both traditional and advanced topics of logic design. Inhaltsverzeichnis Preface. Design Process and Technology. Number Systems. Graphical Data Structures. Algebra I: Boolean. Fundamental Expansions. Boolean Data Structures. Properties of Boolean Functions. Optimization I: Algebraic and K-Maps. Optimization II: Decision Diagrams. Algebra II: Polynomial. Manipulation of Polynomial Expressions. Decision Diagrams for Polynomial Forms. Standard Modules of Combinational Networks. Combinational Logic Network Design. Standard Modules of Sequential Logic Networks. Memory and Programmable Devices. Sequential Logic Network Design. Design for Testability. Index....
