Network-on-Chip - Architecture, Optimization, and Design Explorations

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.

Product details

• Assisted by: Oluyomi Aboderin (Editor), Isiaka Alimi (Editor), Nelson J. Muga (Editor), António L. Teixeira (Editor)
• Publisher: IntechOpen
• Languages: English
• Product format: Hardback
• Released: 06.04.2022
• EAN: 9781839681486
• ISBN: 978-1-83968-148-6
• No. of pages: 110
• Dimensions: 185 mm x 266 mm x 12 mm
• Weight: 460 g
• Subject: Natural sciences, medicine, IT, technology > Technology > Electronics, electrical engineering, communications engineering