Read more
This book introduces readers to a reconfigurable chip architecture for future wireless communication systems, such as 5G and beyond. The proposed architecture perfectly meets the demands for future mobile communication solutions to support different standards, algorithms, and antenna sizes, and to accommodate the evolution of standards and algorithms. It employs massive MIMO detection algorithms, which combine the advantages of low complexity and high parallelism, and can fully meet the requirements for detection accuracy. Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error.
After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection. In turn, it provides detailed information on the proposed reconfigurable architecture: the data path and configuration path for massive MIMO detection algorithms, including the processing unit, interconnections, storage mechanism, configuration information format, and configuration method.
List of contents
Chapter 1 Introduction.- Chapter 2 Linear Massive MIMO Detection Algorithm.- Chapter 3 Architecture of Linear Massive MIMO Detection.- Chapter 4 Nonlinear Massive MIMO Signal Detection Algorithm.- Chapter 5 Hardware Architecture for Nonlinear Massive MIMO Detection.- Chapter 6 Dynamic Reconfigurable Chips for Massive MIMO Detection.- Chapter 7 Prospect of the VLSI Architecture for Massive MIMO Detection.
About the author
Professor Leibo Liu received his bachelor's and doctoral degrees in Electronic Engineering and Microelectronics from Tsinghua University in 1999 and 2004, respectively. He subsequently taught at the European Microelectronics Center, Massachusetts Institute of Technology, and the University of Oxford (in 2006, 2013 and 2017). He is currently a Tsinghua Microelectronics Director (Tenured Professor). He has long been engaged in reconfigurable computing and has supervised more than 10 projects including key projects of the 863 Program (Chief Expert), National Natural Science Foundation, Basic Research Project of the National Defense Science and Technology Bureau, and major international cooperation projects. He has published more than 80 SCI-indexed papers and more than 60 EI-indexed papers.
In the course of his career, he has won e.g. the National Technology Invention Award (second prize), the China Patent Gold Award, the Ministry of Education Technology Invention Award (firstprize), and the Jiangxi Science and Technology Progress Award (second prize).
Summary
This book introduces readers to a reconfigurable chip architecture for future wireless communication systems, such as 5G and beyond. The proposed architecture perfectly meets the demands for future mobile communication solutions to support different standards, algorithms, and antenna sizes, and to accommodate the evolution of standards and algorithms. It employs massive MIMO detection algorithms, which combine the advantages of low complexity and high parallelism, and can fully meet the requirements for detection accuracy. Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error.
After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection. In turn, it provides detailed information on the proposed reconfigurable architecture: the data path and configuration path for massive MIMO detection algorithms, including the processing unit, interconnections, storage mechanism, configuration information format, and configuration method.
