Algorithmic Aspects of VLSI Layout

In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other criteria of optimality such as delay and via minimization need to be taken into consideration. This book includes 14 articles that deal with various stages of the VLSI layout problem. It covers topics including partitioning, floorplanning, placement, global routing, detailed routing and layout verification. Some of the chapters are review articles, giving the state-of-the-art of the problems related to timing driven placement, global and detailed routing, and circuit partitioning. The rest of the book contains research articles, giving recent findings of new approaches to the above-mentioned problems. They are all written by leading experts in the field. This book will serve as good references for both researchers and professionals who work in this field.

Product details

• Authors: Der-Tsai Lee, Majid Sarrafzadeh
• Publisher: World Scientific Publishing Company
• Languages: English
• Product format: Hardback
• Released: 01.11.1993
• EAN: 9789810214883
• ISBN: 978-981-02-1488-3
• No. of pages: 408
• Dimensions: 160 mm x 218 mm x 28 mm
• Weight: 680 g
• Series: Lecture Notes Series on Computing; Lecture Notes Series on Computing; Lecture Notes Computing; Lecture Notes Series on Comput
• Subject: Natural sciences, medicine, IT, technology > IT, data processing > Programming languages