Fr. 169.00

Routing Algorithms in Networks-on-Chip

English · Paperback / Softback

Shipping usually within 6 to 7 weeks

Description

Read more

This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation. Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.

List of contents

Part I Performance Improvement.- Basic Concepts on On-Chip Networks.- A Heuristic Framework for Designing and Exploring Deterministic Routing Algorithm for NoCs.- Run-Time Deadlock Detection.- The Abacus Turn Model.- Learning-based Routing Algorithms for on-Chip Networks.- Part II Multicast Communication.- Efficient and Deadlock-Free Tree-based Multicast Routing Method for Network-on-Chip.- Path-based Multicast Routing for 2D and 3D Mesh Networks.- Part III Fault Tolerance and Reliability.- Fault-Tolerant Routing Algorithms in Networks-on-Chip.- Reliable and Adaptive Algorithms for 2D and 3D Networks-on-Chip.

Summary

This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation.  Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.

Product details

Assisted by Daneshtalab (Editor), Daneshtalab (Editor), Masoud Daneshtalab (Editor), Maurizi Palesi (Editor), Maurizio Palesi (Editor)
Publisher Springer, Berlin
 
Languages English
Product format Paperback / Softback
Released 01.01.2016
 
EAN 9781493955114
ISBN 978-1-4939-5511-4
No. of pages 410
Dimensions 158 mm x 238 mm x 18 mm
Weight 716 g
Illustrations XIV, 410 p. 219 illus., 97 illus. in color.
Subjects Natural sciences, medicine, IT, technology > Technology > Electronics, electrical engineering, communications engineering

B, Microprocessors, engineering, Circuits and Systems, Electronics, Microelectronics, Electronics and Microelectronics, Instrumentation, Electronics engineering, Electronic circuits, Electronic Circuits and Systems, Computer architecture & logic design, Processor Architectures

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.