Fr. 71.00

A Multithreading Implementation of RSA Algorithm on Multicore and GPU - Parallel Processing

English, German · Paperback / Softback

Shipping usually within 2 to 3 weeks (title will be printed to order)

Description

Read more

Over the past last years, more and more, parallel computing (multicore/manycore) processors have been overriding sequential ones. The most important engine of processor performance growth had increased parallelism, rather than increasing clock rate and this tendency is expected to continue. Particularly, today's modern Graphical Processing Units (GPUs) have grown a dimension in terms of performance exceeding traditional Central Processing Unit (CPU) devilishly. Numerous modern computer systems have been made of - beside a CPU -a powerful GPU will perhaps operate idle most of the time and may be used as an inexpensive and immediately available co-processor for many general-purpose applications

About the author










Heba M. Fadhil and Mohammed I. Younis, works at the University of Baghdad. Heba M. Fadhil has an M.Sc. in computer engineering, Assistant Lecturer in the Department of Information & Communication at Al Khwarizmi Engineering Collage. Mohammed I. Younis Doctor in the Department of Computer Engineering at Engineering Collage.

Product details

Authors Heba Fadhil, Heba M Fadhil, Heba M. Fadhil, Mohammed I Younis, Mohammed I. Younis
Publisher LAP Lambert Academic Publishing
 
Languages English, German
Product format Paperback / Softback
Released 31.07.2015
 
EAN 9783659748592
ISBN 978-3-659-74859-2
No. of pages 120
Subject Natural sciences, medicine, IT, technology > IT, data processing > Application software

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.