Fr. 276.00

Verilog Hdl - Digital Design and Modeling

English · Hardback

Shipping usually within 1 to 3 weeks (not available at short notice)

Description

Read more

Informationen zum Autor Joseph Cavanagh Klappentext Offering a firm foundation in the design of digital systems using Verilog HDL! this book presents the Verilog language together with a wide variety of examples. It describes the different modeling constructs supported by Verilog with numerous examples designed in each chapter. Zusammenfassung Offering a firm foundation in the design of digital systems using Verilog HDL, this book presents the Verilog language together with a wide variety of examples. It describes the different modeling constructs supported by Verilog with numerous examples designed in each chapter. Inhaltsverzeichnis Introduction. Overview. Language Elements. Expressions. Gate-Level Modeling. User-Defined Primitives. Dataflow Modeling. Behavioral Modeling. Structural Modeling. Tasks and Functions. Additional Design Examples. Appendix A: Event Queue. Appendix B: Verilog Project Procedure. Appendix C: Answers to Selected Problems. Index.

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.