Fr. 169.00

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures

English · Hardback

Shipping usually within 6 to 7 weeks

Description

Read more

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.
In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

List of contents

Introduction.- Literature Survey.- Motivational Example: MPEG-2 Encoder Design.- Target NoC Platform.- NoCPerformance Analysis.- Application-specific NoC Architecture Custimization using Long-range Links.- Analysis and Optimization of Prediction-based Flow Control in Networks-on-Chip.- Design and Management of VFI Partition Networks-on-Chip.- Conclusion.- Bibliography.- Appendix A. Tools and FPGA prototype.- Appendix B. Experiments using the Single-chip Cloud Computer (SCC) Platform.

Summary

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.

In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

Product details

Authors Radu Marculescu, Umit Ogras, Umit Y Ogras, Umit Y. Ogras
Publisher Springer Netherlands
 
Languages English
Product format Hardback
Released 30.04.2013
 
EAN 9789400739574
ISBN 978-94-0-073957-4
No. of pages 174
Dimensions 159 mm x 242 mm x 17 mm
Weight 420 g
Illustrations XIV, 174 p.
Series Lecture Notes in Electrical Engineering
Lecture Notes in Electrical Engineering
Subjects Natural sciences, medicine, IT, technology > Technology > Electronics, electrical engineering, communications engineering

B, Microprocessors, engineering, Circuits and Systems, Electronic circuits, Electronic Circuits and Systems, Computer architecture & logic design, Processor Architectures

Customer reviews

No reviews have been written for this item yet. Write the first review and be helpful to other users when they decide on a purchase.

Write a review

Thumbs up or thumbs down? Write your own review.

For messages to CeDe.ch please use the contact form.

The input fields marked * are obligatory

By submitting this form you agree to our data privacy statement.